UFO-MAC: A Unified Framework for Optimization of High-Performance Multipliers and Multiply-Accumulators

Dongsheng Zuo, Jiadong Zhu, Chenglin Li, Yuzhe Ma^{*} Microelectronics Thrust The Hong Kong University of Science and Technology (Guangzhou) yuzhema@hkust-gz.edu.cn

Abstract

Multipliers and multiply-accumulators (MACs) are critical arithmetic circuit components in the modern era. As essential components of AI accelerators, they significantly influence the area and performance of compute-intensive circuits. This paper presents UFO-MAC, a unified framework for the optimization of multipliers and MACs. Specifically, UFO-MAC employs an optimal compressor tree structure and utilizes integer linear programming (ILP) to refine the stage assignment and interconnection of the compressors. Additionally, it explicitly exploits the non-uniform arrival time profile of the carry propagate adder (CPA) within multipliers to achieve targeted optimization. Moreover, the framework also supports the optimization of fused MAC architectures. Experimental results demonstrate that multipliers and MACs optimized by UFO-MAC Pareto-dominate stateof-the-art baselines and commercial IP libraries. The performance gain of UFO-MAC is further validated through the implementation of multipliers and MACs within functional modules, underlining its efficacy in real scenarios.

ACM Reference Format:

Dongsheng Zuo, Jiadong Zhu, Chenglin Li, Yuzhe Ma^{*}. 2024. UFO-MAC: A Unified Framework for Optimization of High-Performance Multipliers and Multiply-Accumulators. In *IEEE/ACM International Conference on Computer-Aided Design (ICCAD '24), October 27–31, 2024, New York, NY, USA.* ACM, New York, NY, USA, 9 pages. https://doi.org/10.1145/3676536.3676793

1 Introduction

In digital circuit design, multipliers and multiply-accumulators are fundamental arithmetic components, which are particularly critical for computation-intensive applications. Consequently, the optimization of high-performance multipliers and MACs becomes imperative, as their optimization significantly influences overall performance, energy efficiency, and area footprint.

The fundamental architecture of a multiplier typically includes three key components: a partial product generator (PPG), a compressor tree (CT), and a carry propagate adder (CPA). The CT efficiently compresses the partial products generated by the PPG into two rows, which are then summed by the CPA to produce the final product. The CT is crucial for efficiently performing the addition of partial

ICCAD '24, October 27–31, 2024, New York, NY, USA

© 2024 Copyright held by the owner/author(s). Publication rights licensed to ACM. ACM ISBN 979-8-4007-1077-3/24/10...\$15.00

https://doi.org/10.1145/3676536.3676793



Figure 1: Motivating example: The optimization of the CT and the CPA are not decoupled; CPA exhibits a non-uniform arrival time profile, requiring optimization strategies different from those of traditional adders methodology

products generated by the PPG in parallel [1, 2]. Moreover, there have been numerous customized designs specifically optimized for specific technology nodes and applications [3, 4, 5, 6]. While customized designs of multipliers offer precise control, they often lack the flexibility to quickly adapt to new technology nodes and applications. To address this, algorithmic methods have emerged as more flexible solutions that leverage advances in algorithmic strategies, mathematical programming, and heuristic search techniques. The three-dimensional method (TDM) has been introduced for the design of compressor trees [7, 8, 9]. In FPGA design, integer linear programming (ILP) has been applied effectively to compressor tree optimization, utilizing specialized counter resources to efficiently balance area and delay [10]. Subsequent enhancements have included sophisticated modeling techniques [11, 12], heuristics to refine the solution space [13], and the comprehensive global optimization of PPG and CPA [?]. The ILP for ASIC multiplier optimization was proposed in GOMIL [14], where the ILP was used to minimize the area of the compressor tree, and linear programming was utilized for the optimization of the CPA.

Regarding CPA design, prefix adders are adopted for more efficient addition. Prefix adders incorporate regular structures that are optimized regarding logic level, fan-out, and wire tracks, as seen in Sklansky tree [15], Kogge-Stone tree [16], and Brent-Kung tree [17]. Automated synthesis approaches have introduced greater flexibility. Modify-based methods modify regular structures through equivalent transformations to meet design constraints [18, 19, 20]. In addition, ILP has been utilized to systematically explore and optimize adder trees, employing analytical models that account for area, power, and timing [21]. Furthermore, Roy *et al.* have advanced this field by proposing an exhaustive search approach that incorporates pruning strategies, which effectively streamline the design process by focusing only on the most promising configurations [22, 23, 24].

^{*}Corresponding author

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

Recently, machine learning methodologies have emerged, which employ surrogate evaluators to assess design variants during optimization [25, 26] or train an agent to directly optimize a design [27, 28]. Notably, reinforcement learning has been applied to refine traditional datapath architectures, such as in PrefixRL [27], where it optimizes prefix adders by modifying classical adder structures. Similarly, RL-MUL [28] represents compressor trees as tensors and employs a reinforcement learning agent to optimize multiplier design. In addition, the interconnect order within the CT may also impact the delay of CT, while RL-MUL only considered searching for the total compressor number in each column of CT.

Despite that each component has been extensively explored in previous studies, obtaining a high-performance multiplier and MAC is still non-trivial today. On the one hand, the design space of CT in multipliers has not been well explored in prior research. The methods for compressor assignment and the interconnection orders between compressors significantly influence CT performance. These aspects are often overlooked in existing works [14, 28]. On the other hand, the three components of multipliers and MACs - PPG, CT, and CPA - are not decoupled. As illustrated in Figure 1, the global critical path of a multiplier does not simply accumulate the critical paths of CT and CPA. On the right side of Figure 1, we can see that the CT output profile exhibits a "trapezoidal" shape, where the data at the least significant bit (LSB) and most significant bit (MSB) arrive first, and the data for the middle bits arrive last. This can be segmented into three regions, and the observation provides us with two insights: First, in region 2, where the CT data arrive last, there is a necessity to employ high-speed prefix structures to accommodate the critical path delay. Conversely, in regions 1 and 3, where the data arrive earlier, there is no need for fast prefix structures. By leveraging the non-uniform arrival profile of regions 1 and 3, we can effectively optimize the area without compromising the performance of the overall design. Previous work GOMIL [14] has focused only on minimizing the area of the compressor tree and the depth of the Carry Propagation Adder (CPA), while not exploiting the non-uniform arrival profile. Other studies such as RL-MUL [28] concentrated solely on the compressor tree while overlooking the significant impact that CPA optimizations can have on the overall performance of multipliers.

In contrast, a more effective strategy involves targeted optimizations of the CPA based on the CT output profile. While there are existing works on non-uniform arrival adders, such as the hybrid adder using a carry skip adder [29, 30, 31], and approaches that transform non-uniform arrival times into logic depth constraints for prefix graphs [19, 32]. However, logic depth provides a low fidelity of path delay, and node fanout can significantly impact path delay[23], which is not considered in these approaches. To address these limitations, we propose UFO-MAC, a unified framework for the optimization of high-performance multipliers and MACs. UFO-MAC not only adopts area-optimal CTs but also expands the design space to utilize ILP to optimize compressor assignment and interconnection orders, which ensures effective area and delay optimization. For CPA design, UFO-MAC explicitly leverages the non-uniform input arrival profile, adopting a linear timing model that accounts for both fanout and logic depth. This model provides a higher fidelity that guides the CPA optimization more effectively. Starting from an area-efficient initial CPA structure, the framework applies depth and fanout optimization to meet timing constraints, thereby enhancing the overall performance of the adder.



Figure 2: Multiplier Architecture

In summary, the contributions of UFO-MAC are as follows:

- We propose UFO-MAC, a unified framework for the optimization of multipliers and MACs, enhancing both area and delay metrics.
- We introduce area-optimal CT structures and extend the design space to optimize the interconnect order of the compressor trees.
- We explicitly explore the non-uniform arrival profile for targeted optimization of CPAs based on our max-path fanout timing model.
- Experimental results confirm that UFO-MAC optimized multipliers and MACs exceed all baseline designs. The effectiveness of these optimized designs has been further validated in practical applications, including signal processing and AI acceleration.

2 Preliminaries

2.1 Multiplier Architecture

The multiplier architecture integrates three fundamental components: a partial product generator (PPG), a compressor tree (CT) and a carry propagate adder (CPA), as illustrated in Figure 2.

Partial Product Generator (PPG): The PPG generates partial products (PPs) from multiplicand and multiplier. For an *N*-bit multiplier, an *AND* gate-based PPG employs N^2 *AND* gates. These gates produce PPs, which are shifted according to their bit positions to facilitate subsequent addition.

Compressor Tree (CT): The primary role of the CT involves compressing the shifted partial products into two parallel rows for parallel reduction. It incorporates multiple compression stages, predominantly utilizing 3:2 and 2:2 compressors, which are effectively full adders and half adders, respectively. A 3:2 compressor at stage i, column j takes three inputs and outputs a sum to column j and a carry-out to column j + 1 in the next stage i + 1. Similarly, a 2:2 compressor at the same stage and column processes two inputs, delivering a sum and a carry-out to the subsequent column and stage.

Carry Propagate Adder (CPA): The CPA aggregates the two rows of compressed PPs from the CT to produce the final product. It generally employs a prefix adder for fast computation.



Figure 3: Fused MAC Architecture

2.2 Prefix Structure-based CPA

The generate function (g_i) and propagate (p_i) functions are used in the prefix adders. The generate function is the *AND* operation, and the propagate function is the *XOR* operation of the input bits, defined as:

$$g_i = a_i \cdot b_i, \quad p_i = a_i \oplus b_i. \tag{1}$$

The pg functions can be extended to multiple bits and $P_{[i:j]}, G_{[i:j]}$ $(i \ge j)$ are defined as:

$$P_{[i:j]} = \begin{cases} p_i & \text{if } i = j, \\ P_{[i:k]} \cdot P_{[k-1:j]} & \text{otherwise,} \end{cases}$$
(2)

$$G_{[i:j]} = \begin{cases} g_i & \text{if } i = j, \\ G_{[i:k]} + P_{[i:k]} \cdot G_{[k-1:j]} & \text{otherwise,} \end{cases}$$
(3)

The associative operation for the group generate and propagate (G, P) is defined using the operator \circ :

$$(G, P)_{[i:j]} = (G, P)_{[i:k]} \circ (G, P)_{[k-1:j]}.$$
(4)

The computation of the sum and carry signals is given by:

$$s_i = p_i \oplus c_{i-1}, \quad c_i = G_{[i:0]} + P_{[i:0]} \cdot c_{in}.$$
 (5)

2.3 Fused MAC Architecture

As illustrated in Figure 3, the fused multiply-accumulator (fused MAC) architecture integrates the accumulation directly into the compressor tree, eliminating the separate adder stage typically found in conventional MAC units. The fusion of the accumulator significantly enhances both area efficiency and delay. In this work, we employ the fused MAC architecture to demonstrate its advantages in reducing critical path delay and area, which improves overall efficiency.

3 Optimization of Compressor Tree

3.1 **Two Compression Problems**

The CT outputs two rows of compressed partial products, which are fed into CPA to calculate final product results. So each bit column should output 1 or 2 PPs after compression. In column *j*, the total number needed to compress is the initial PPs and the carries from column j - 1 and then compress them to 1 or 2 PPs to produce the final 2 rows of PPs. This requirement frames our objective in CT optimization: to add the PPs into two rows with minimal cost, a challenge formally described as the Two Compression Problems.

Problem: Given an array of initial partial product counts in 2N-1 columns, denote the number of partial products in column j as PP_j . The task is to compress PP_j+C_{j-1} (where C_{j-1} represents the carries from column j - 1) into a maximum of two outputs per column with minimum total cost.

In the UFO-MAC framework, we initially determine the optimal counts of the 3:2 and 2:2 compressors for each column. We then

Algorithm 1 Compressor Tree (CT) Generation							
I The sector DD from the large indicate in the ON	4						

1:	input: <i>FF</i> _j for each column	J, where f = 0 to 2N - 1
2:	Output: F_i and H_j , the coun	ts of 3:2 and 2:2 comps per column
3:	Initialize $F_j = 0$ and $H_j = 0$ f	for all <i>j</i>
4:	for $j = 0$ to $2N - 1$ do	
5:	if $j = 0$ then	
6:	Adjust $C_{-1} = 0$	\blacktriangleright Initial carry for the first column
7:	end if	
8:	if $(PP_j + C_{j-1})$ is even t	hen
9:	$F_j \leftarrow (PP_j + C_{j-1} - 2)$	2)/2
10:	else	▹ Odd number of PPs
11:	$H_j \leftarrow 1$	 Adjust for parity
12:	$F_j \leftarrow (PP_j + C_{j-1} - 2)$	3)/2
13:	end if	
14:	end for	

assign these compressors to stages using ILP, and optimize the interconnection orders between compressors to improve critical path delay. These steps are detailed in Section 3.2, Section 3.3, and Section 3.5.

3.2 CT Structure Generation

As described in Section 2.1, a 3:2 compressor generates one sum in the current column and passes 1 PP (carry) to the next, which reduces the total number of PPs. While a 2:2 compressor is not as efficient as a 3:2 compressor in terms of reducing the total number of PPs. For instance, in column j, to complete the compression of one PP only by 2:2 compressors, we need to pass it to column 2N and require 2N - i 2:2 compressors. Therefore, we use as few 2:2 compressors as possible for more efficient compression. It is evident that compressing PPs to a single bit incurs higher costs compared to two bits, as more compression requires additional compressors. It is ideal to use only 3:2 compressors in columns with even PP numbers ($PP_i + C_{i-1}$ is even), since each 3: 2 compressor reduces 2 PPs in the current column. However, in columns with odd values $PP_i + C_{i-1}$, it is not feasible to achieve a final count of two using only 3:2 compressors due to parity constraints. To adjust parity, we use 2:2 compressors in columns with odd PP numbers [7]. We summarize our CT generation process for each column *j* in Algorithm 1.

The gate-level structures of the 3:2 and 2:2 compressors are illustrated in Figure 2. In CMOS technology, the *AND* and *OR* logic is typically implemented with *NAND* and *OAI* gates. Thus, the area of a 3:2 compressor is typically 1.5 times that of a 2:2 compressor. For a column with *M* bit total PPs, the minimum number of compression stages required is given by $\left\lceil \log_{\frac{3}{2}} \left(\frac{M}{2}\right) \right\rceil$ [1]. As described above, we only allow for no more than one 2:2 compressor in each column. Considering both area and stage requirements and the 2:2 compressor number constraints, we next demonstrate that our CT design is optimal, minimizing both the area and the number of stages. First, we prove that our approach has a minimum CT area.

PROOF. Let *F* and *H* be the numbers of 3:2 and 2:2 compressors, respectively, in our supposed optimal design with an area of 3F + 2H. Assume that there exists a compressor tree that uses fewer 3:2 or 2:2 compressors and still meets the two-output maximum per column. Removing *m* 3:2 compressors would result in 2 + 2m outputs in the affected columns, exceeding the limit of two outputs per column and thus violating the constraints of the problem. Similarly, removing a single 2:2 compressor from the columns where exactly one is used

would leave 3 outputs (2 + 1), again violating the constraints of the problem. Substituting one 2:2 compressor with one 3:2 compressor would result in an area of 3F + 2H + 1, thereby increasing the total area. Replacing *x* 3:2 compressors with *y* 2:2 compressors, where $2x \le y$, results in an area change of 3F + 2H - 3x + 2y. This increases the area since $3F + 2H - 3x + 2y \ge 3F + 2H + x$, thus proving by contradiction that our original design is optimal by minimizing the compressor area without violating any design constraints.

Next, we prove that our approach has a minimum stage number:

PROOF OF MINIMUM COMPRESSORS PER COLUMN. For any given column *j* in a compressor tree, let $pp_j + C_{j-1}$ be the total number of partial products and carries to be compressed. Assume our solution, which uses F_j 3:2 compressors and H_j 2:2 compressors, and suppose that there is a feasible solution with fewer compressors. Reducing any 3:2 compressor by *m* would result in excess outputs (more than two). Similarly, reducing a 2:2 comp, since $h_j \leq 1$, would result in more than two outputs for that column, violating the two output constraint. Adjusting the compressor configuration by replacing *m* 3:2 comps with *n* 2:2 compressors to maintain constraints would require n = 2m. This replacement results in a compressor count of $f_j + h_j + m$, which is greater than the original count, proving by contradiction that our compressor allocation for each column is minimal.

PROOF OF MINIMUM STAGES IN THE COMPRESSOR TREE. Having established that each column is compressed using the minimum number of compressors, it follows that the carry propagated to the next column is also minimized. Each additional compressor could potentially introduce an additional stage of the next column due to propagation of its carry. Since our arrangement of compressors is minimal for each column, and no unnecessary carries are generated, the entire tree achieves a minimal stage count. The number of stages required can be calculated using the formula $\left[\log_{\frac{3}{2}}{\left(\frac{N}{2}\right)}\right]$, where N combines pp_j and C_{j-1} .

Previous work such as GOMIL [14] utilizes the one- or two-bit output from the CT to reduce the need for *pg* generation logic in the CPA. However, the reduction in *pg* logic leads to an additional 3:2 compressor in the CT, which does not result in overall area savings. This is because the *pg* generation logic is typically implemented using one NOR and two NAND gates and occupies less area than a 3:2 compressor.

3.3 Compressor Assignment

Building on the optimal counts of the 3:2 and 2:2 compressors for each column by Algorithm 1, we introduce a method to assign these compressors to specific stages, thus achieving a compressor tree structure with a minimized stage count. Previous efforts such as GOMIL [14] do not account for the number of stages, and heuristic assignments in RL-MUL [28] potentially result in suboptimal stage utilization. In contrast, our approach employs an ILP model to determine the stage assignments that minimize the total number of CT stages.

We define $Slice_{i,j}$ as the set of compressors located at stage *i* and column *j* in the compressor tree. And we set a stage limit, $stage_max$. For each $Slice_{i,j}$, the assigned numbers of 3:2 and 2:2 compressors are represented by $f_{i,j}$ and $h_{i,j}$, respectively. We ensure that the total compressors across all stages match the given counts from



Figure 4: Critical path delay distribution of 10000 random interconnect order with one same CT stage structure.

Algorithm 1 with the following constraints:

sta

$$\sum_{i=0}^{\text{ge}_{-\text{max}}} f_{i,j} = F_j \quad \forall j \tag{6}$$

$$\sum_{i=0}^{\text{stage}_{-\text{max}}} h_{i,j} = H_j \quad \forall j$$
(7)

We define $pp_{i,j}$ as the number of PPs at $Slice_{i,j}$. The PPs within each slice are influenced by the outputs from the previous stage and the carries from the preceding column, leading to the constraint:

$$pp_{i,j} = pp_{i-1,j} - 2f_{i,j} - h_{i,j} + f_{i-1,j-1} + h_{i-1,j-1}, \quad \forall i > 0, \forall j > 0$$
(8)

Furthermore, the number of PPs must be sufficient to accommodate the compressors within a slice:

$$3f_{i,j} + 2h_{i,j} \le pp_{i,j}, \quad \forall i,j \tag{9}$$

To minimize the total number of stages, S, we use a sufficiently large constant M and binary auxiliary variables $y_{i,j}$ to indicate whether any compressor is placed at $Slice_{i,j}$:

$$S \ge i \cdot y_{i,j}, \quad \forall i, j$$
 (10)

$$M \cdot y_{i,j} \ge f_{i,j} + h_{i,j}, \quad \forall i,j \tag{11}$$

Our primary objective is to reduce the number of stages in the compressor tree:

min
$$S$$
 (12)

By incorporating boundary conditions, this formulation allows for deriving the CT structure with the minimum number of stages.

3.4 Impact of Interconnection Order

The interconnection order between compressors can affect the critical path delay of the CT, which represents a design space that previous works have often overlooked. As illustrated in Figure 2, for a 3:2 compressor, the path from ports A and B to port Sum involves two XOR gates, whereas the path from C_{in} to C_{out} passes through AND and OR logic, implemented by NAND and OAI gates. In particular, the delay through two XOR gates is approximately 1.5 times that of the NAND and OAI combination. Furthermore, the delay of 2:2 compressors is less than that of 3:2 compressors since they only pass through one XOR or one AND gate. To demonstrate the impact of interconnection order, we assign 10,000 random interconnection orders to the same CT structure and then synthesize the 10,000 CTs with the same constraints. As shown in Figure 4, the synthesized results indicated that the delay of the CT varied by over 10%.



Figure 5: UFO-MAC framework. The framework first generates optimal CT structures and then performs timing-driven optimizations on the CPA based on a non-uniform arrival profile to achieve area-delay efficiency.



Figure 6: Interconnection order slice example

3.5 Interconnection Order Optimization

We propose an ILP-based approach to optimize the interconnection orders of compressors within the compressor tree. Considering a 3:2 compressor, we assume that the arrival times of the input at ports A, B, and C_{in} are a, b, and d respectively. The output timing for the sum and carry can then be determined by the following equations:

$$s = \max(a + T_{as}, b + T_{bs}, d + T_{cs})$$
 (13)

$$c = \max(a + T_{ac}, b + T_{bc}, d + T_{cc})$$
 (14)

Here, T_{xy} represents the delay from input *x* to output *y*. We transform the maximum operations into linear constraints:

$$s \ge a + T_{as}, \quad s \ge b + T_{bs}, \quad s \ge d + T_{cs} \tag{15}$$

$$c \ge a + T_{ac}, \quad c \ge b + T_{bc}, \quad c \ge d + T_{cc}$$
 (16)

Similarly, these constraints are applicable to 2:2 compressors, with corresponding adjustments for their specific input and output timing characteristics.

As illustrated in Figure 6, the PPs in $Slice_{i,j}$ originate from two sources: the sums and unused PPs from $Slice_{i-1,j}$, and the carries from $Slice_{i-1,j-1}$. For $Slice_{i,j}$, which receives *m* PPs in total, we denote the PPs of $Slice_{i,j}$ as a source vector $u_{i,j}$, representing the data arrival times:

$$[pp_{i,j,0}, pp_{i,j,1}, \dots, pp_{i,j,m-1}]$$
(17)

Consequently, PPs can connect to compressor ports or directly pass to $Slice_{i+1,i}$. We assign dummy ports for these PPs, which are not

used and left to $Slice_{i+1,j}$. The arrival times of these connections are denoted in the sink vector $v_{i,j}$:

$$[port_{i,j,0}, port_{i,j,1}, \dots, port_{i,j,m-1}]$$
 (18)

The task is to optimize the bijective mapping between the source vector $u_{i,j}$ and the sink vector $v_{i,j}$ for each $Slice_{i,j}$. To model the bijection between the source and sink vectors in each slice, we introduce a $m \times m$ binary matrix $z_{i,j}$. Each entry $z_{i,j,u,v} = 1$ indicates that the source u is connected to the sink v. The formulation of this relationship is given by:

$$v = u$$
 if and only if $z_{i,j,u,v} = 1$ (19)

To transform the constraints in Equation (19) linearly, we employ a sufficiently large constant Z, and linear constraints are as follows:

$$v - u \le Z \cdot (1 - z_{i,j,u,v}); \quad u - v \le Z \cdot (1 - z_{i,j,u,v})$$
 (20)

The following constraints ensure that each input is connected to exactly one output and vice versa:

$$\sum_{v=0}^{m-1} z_{i,j,u,v} = 1, \quad \forall u; \quad \sum_{u=0}^{m-1} z_{i,j,u,v} = 1, \quad \forall v$$
(21)

Then combined with Equations (15) and (16), we can get the data arrival time of every partial product and every compressor port. To minimize the critical path in the compressor tree for multipliers of N bits, the objective is to reduce the longest delay among the final outputs. We define M as the maximum delay in any of the columns from 0 to 2N-1. The goal is formulated as minimizing this maximum delay, represented mathematically by:

$$M \ge t_{j,0}, \quad M \ge t_{j,1} \quad \text{for all} \quad j \in \{0, 2N - 1\}$$
 (22)

in
$$M$$
 (23)

The ILP formulation can handle all initial partial product shapes, and we can easily extend to optimization of CT of fused MAC.

m

4 Optimization of CPA

Building upon the optimized compressor tree structures, we have developed a refined approach for CPA design. This method effectively utilizes the non-uniform arrival profile of the CPA to achieve area-delay efficiency. Our comprehensive framework, as shown in Figure 5, integrates these optimizations into the design process. This section will detail our methods for CPA optimization.





(a) (b) Figure 7: Sub-prefix trees. Figure 8: Timing Model.

Non Uniform Arrival Profile of CPA 4.1

As illustrated in Figure 1, the carry propagation adder presents a non-uniform arrival profile, presenting unique challenges in design and optimization compared to CPAs with uniform profiles. Leveraging the variance in data arrival times, we aim to create area-delay efficient adders that conform to timing constraints. Our refined optimization framework explicitly exploits non-uniform arrival times. Initially, area-efficient adder structures are selected, followed by timing-driven transformations to meet the constraints.

The CPA's arrival profile is segmented into three regions as shown in Figure 1:

Region 1: With a "positive slope", where faster adders are unnecessary, we employ a Ripple Carry Adder (RCA) suitable for gradual arrival times.

Region 2: Known as the flat region with the latest data arrivals, necessitating fast adder structures like the Sklansky structure [15].

Region 3: Characterized by a "negative slope" in which data at the MSB end arriving first. To align with this "negative slope", we use a Carry Increment Adder [19] as the initial structure.

The initial structure effectively utilizes the non-uniform profile to optimize both area and delay across different regions of the CPA.

Timing Modeling for Prefix Adders 4.2

Following the selection of initial area-efficient structures, we refine them based on timing constraints. To ensure that each bit's critical path in the CPA meets timing constraints, we extract a subprefix tree from a specific bit position to estimate and optimize the critical path delay for that bit. Figure 7 shows trees extracted from bit positions 1 and 3 of the CPA in Figure 2. Once the prefix tree is extracted, we can estimate the delay for further optimizations. High-fidelity timing modeling is crucial to achieving accurate delay estimations. Many previous works have used logic depth as a timing model [19, 32, 14]. The max-path-fanout (mpfo) was introduced in [26], which accumulates the fanout count of each node along a path, and does not take into account the logic depth. Recognizing that path delay is influenced by both logic depth and fanout, and that existing models overlook the distinct node types shown in Figure 2, we introduce the fanout depth combination (FDC). This refined model integrates path depth, fanout, and node types to offer a more accurate and comprehensive timing prediction, addressing the limitations of previous models.

We apply the simplified logic effort method[33] for timing estimation as follows:

$$d = g \times f + p \tag{24}$$

where g is the logic effort, f the fanout, and p the intrinsic delay of the gate. This model is adapted for different types of nodes, we denote *gblack*, *pblack* and *gblue*, *pblue* as the logic effort and intrinsic delay of black and blue nodes, respectively. Black nodes encompass AND-OR logic and AND logic, implemented through interleaving AOI+NAND and OAI+NOR. In contrast, blue nodes are implemented



Figure 9: Example of two optimization transformations.

using only AOI or OAI cells. For black nodes, the delay is:

$$l_{black} = g_{black} \times (f_{black} + f_{blue}) + p_{black} \tag{25}$$

where f_{black} and f_{blue} are the fanouts to black and blue nodes, respectively. Blue nodes, typically final level nodes only driving a single sum logic, making their delay a constant:

$$d_{blue} = g_{blue} \times f_{sum} + p_{blue} \tag{26}$$

where f_{sum} is the fanout to sum logic and is set to one. By integrating these with Equations (25) and (26), the critical path delay for a tree starting from bit *i* can be represented as:

$$d_i = k_0 \times F_{black} + k_1 \times F_{blue} + k_2 \times N_{black} + k_3 \times N_{blue} + b \quad (27)$$

Here, k_0 , k_1 , k_2 , k_3 , and b are coefficients that can be determined to fit the model. Examples of FDC features are shown in highlighted paths in Figure 7.

To determine the maximum depth, mpfo, and FDC in a tree consisting of n nodes, the computational complexity for each method is O(n). To validate the fidelity of FDC, we conducted linear regression analyses for the depth model, mpfo, and FDC, comparing the R^2 Score and Mean Absolute Percentage Error (MAPE). These analyzes are based on 10,000 paths extracted from the open-source adder dataset comprising 1100 adders from [26]. The results, presented in Figure 8, show that by incorporating fanout and node types, FDC significantly improves fidelity within the same computational complexity.

4.3 Final Adder Optimization

Based on the optimized CT structure, the non-uniform arrival time of the CPA is normalized to the FDC model scale, and maximum FDC constraints are set for each input bit based on timing requirements (Section 4.2). Then iterative timing-driven optimization is applied to meet these constraints, employing the depth-opt and fanout-opt transformations illustrated in Figure 9.

Each prefix node p has two fan-ins: the trivial fan-in (tf), which is vertically aligned and shares the same MSB, and the non-trivial fan-in (ntf). We denote tf(y) and ntf(y) as trivial and non-trivial fan-ins of y. For example, in the prefix graph on the left side of Figure 9, tf(y) and ntf(y) refer to i_2 and x, respectively.

Recognizing the influence of logic depth and fanout on path delay, we propose two optimization strategies: depth optimization (depth-opt) and fanout optimization (fanout-opt). While prior refine-based works [18, 19] primarily focused on depth, the significance of fanout optimization has often been neglected. Our approach addresses this oversight by balancing both aspects, effectively managing the trade-offs between logic depth, node count, and fanout for improved timing and area efficiency [33]. The specific rules for implementing these transformations are detailed in Lines 19 to 23, with the same principles applying to both depth-opt and fanout-opt. The key distinction lies in the nodes targeted for optimization.

Our timing-driven prefix graph optimization strategy is described in Algorithm 2. The algorithm adjusts the prefix graph from the MSB to the LSB to resolve timing violations(Line 4). The algorithm checks each bit for timing constraints, and bits with timing violations, it Algorithm 2 Timing-driven Prefix Graph Optimization

1: Input: Input arrival times A_j for each bit j , timing constraints
C, initial prefix graph G , FDC timing model
2: Output: Optimized prefix graph G'

3: Assign bit-wise FDC constraints c_i for each bit j

4: while all *c*_i are met and exist possible optimization **do**

	······································	
5:	for $j = MSB$ to LSB do	▶ Iterate from MSB to LSB
6:	if c_j are violated then	
7:	Extract sub-prefix tr	ee T_j starting from bit j
8:	if Depth of $T_j > \log$	$S_2(N)$ then \triangleright check min depth
9:	$p \leftarrow \text{node with}$	maximum depth in T_j
10:	GRAPHOPT(p)	⊳ depth-opt
11:	else	
12:	$p \leftarrow \text{node with } p$	maximum siblings in T_j
13:	GRAPHOPT(p)	⊳ fanout-opt
14:	end if	
15:	end if	
16:	end for	
17:	end while	
18:	return G'	▶ Return the optimized graph
19:	procedure GRAPHOPT(p)	
20:	Create a new node s	
21:	$ntf(s) \leftarrow tf(ntf(p)), ntf($	$s) \leftarrow tf(ntf(p))$
22:	$tf(p) \leftarrow s, ntf(p) \leftarrow ntf(p)$	ntf(p))
23:	end procedure	

extracts the sub-prefix tree from the bit (Lines 6 and 7). For a prefix tree that spans N bits, the minimal depth is given by $\log_2(N)$ [34]. Depending on the depth of the tree, the optimization method is chosen: If the tree depth exceeds $\log_2(N) + 1$ (plus 1 for nodes to group *PG* from the LSB side), indicating depth inefficiency, depth optimization is applied to reduce depth. Otherwise, if the depth is already optimal or minimal, fanout optimization is performed to balance high fanout nodes in the tree (Lines 11 to 13). This process continues iteratively until all bits meet the timing constraints or no further optimizations are possible, ensuring that the prefix graph is optimized for both area and delay.

5 Experimental Results

5.1 Setup

The proposed framework is implemented on a Linux platform with a 2.0GHz Intel Xeon Gold 6338 CPU with 1024GB of memory and an NVIDIA RTX 4090 GPU. The obtained designs are functionally correct which is verified by equivalence checking in Berkerly ABC [35]. For ILP solvers, we use the Gurobi Optimizer (version 11.0) [36] and set the ILP runtime limit to 3,600 seconds with 128 threads for compressor assignment and interconnect order optimizations, and the detailed runtime is shown in Figure 13. For each bitwidth configuration of multipliers and MACs, we use timing-driven, areadriven, and trade-off strategies for CPA optimization in Algorithm 2. Comparisons are drawn between compressor trees, multipliers, and MACs generated by UFO-MAC and baseline approaches. Our baselines include:

GOMIL[14]: An ILP-based global optimization method. Given GOMIL's special prefix node implementation, we execute ILP and generate RTL code using the provided open-source C++ code and set the ILP runtime to 10,000 seconds with 128 threads.

RL-MUL[28]: A state-of-the-art RL-based approach. We reproduce the RL framework, running it for 3,000 steps as specified in



Figure 10: Pareto-frontiers of the synthesized results on compressor trees. From left to right: 8-bit; 16-bit; 32-bit.



Figure 11: Pareto-frontiers of the synthesized results on multipliers. From left to right: 8-bit; 16-bit; 32-bit.



Figure 12: Pareto-frontiers of the synthesized results on MACs. From left to right: 8-bit; 16-bit; 32-bit.

RL-MUL. Given its focus solely on CT optimization, we follow the original setting to use default adders from synthesis tools.

Commercial IP: We utilize y = a * b and y = a * b + c style RTL and commercial tools/IPs for synthesis. For compressor tree comparisons, we instantiated commercial compressor tree IP in the RTL.

All designs are synthesized by Synopsys Design Compiler (version T-2022.03-SP1)[37] with the NanGate 45nm Open Cell Library[38] and the compile_ultra command. To illustrate the trade-off among the delay, power, and area in various scenarios, we sweep the target delay constraints from 0*ns* to 2*ns* to generate different netlists covering different preferences.

5.2 Multiplier and MAC Comparison

Comparisons of compressor trees in Figure 10 include only RL-MUL and commercial IP, as GOMIL's compressor tree is merged into its RTL and cannot be exactly decoupled. The results demonstrate that UFO-MAC outperforms all baselines. Multiplier results in Figure 11 reveal that UFO-MAC provides Pareto-optimal performance, with improvements up to 14.9% in area and 11.3% in delay compared to commercial multipliers. The comprehensive design space exploration including compressor assignment, interconnection order and non-uniform CPA optimization contribute significantly to these improvements over GOMIL and RL-MUL. While GOMIL focuses only on optimizing the area of the compressor tree, resulting in sub-optimal delays due to neglect of stage and interconnect considerations, it also lacks area efficiency due to its CPA optimization objectives centered solely on the logic level. RL-MUL may suffer

Table 1: FIR filter comparison.

Constraint	Method	8-bit				16-bit				32-bit			
Constraint		Freq (Hz)	WNS (ns)	Area (µm ²)	Power (mW)	Freq (Hz)	WNS (ns)	Area (µm ²)	Power (mW)	Freq (Hz)	WNS (ns)	Area (µm ²)	Power (mW)
	GOMIL[14]	660M	-0.4968	2354	1.5663	500M	-0.4990	9405	8.7474	400M	-0.4993	33804	36.584
Area-driven	RL-MUL[28]		-0.3525	2318	1.4298		-0.4989	8752	8.7020		-0.5008	38022	44.264
	Commercial IP		-0.1805	2358	1.3137		-0.4989	8397	6.9946		-0.6533	31900	35.302
	UFO-MAC		-0.1188	1915	1.0934		-0.5707	6429	5.8867		-0.5486	29820	32.836
	GOMIL[14]	2G	-0.6287	3284	2.5342	1G	-0.6303	11112	12.004	660M	-0.5085	38167	46.405
Timing driven	RL-MUL[28]		-0.5115	3067	2.3223		-0.4992	10572	10.872		-0.4999	38898	45.361
1 ming-uriven	Commercial IP		-0.5205	2919	2.0671		-0.4477	8518	7.3785		-0.4994	32183	35.715
	UFO-MAC		-0.4893	2733	1.7796		-0.4277	8394	7.4621		-0.4808	32127	35.980
	GOMIL[14]		-0.5468	2757	1.8771	660M	-0.4662	10373	10.615	500M	-0.4266	35372	40.126
Trada off	RL-MUL[28]	1G	-0.2998	2718	1.9156		-0.3976	10215	10.315		-0.5039	38245	44.211
Trade-on	Commercial IP		-0.3486	2495	1.4829		-0.3493	8418	7.0109		-0.4360	31510	34.551
	UFO-MAC		-0.2623	2349	1.5419		-0.3137	7658	6.4801		-0.3883	31366	34.217

Table 2: Systolic array comparison.

Constraint	Mathad			8-bit		16-bit			
Constraint	Method	Freq (Hz)	WNS (ns)	Area (µm ²)	Power (mW)	Freq (Hz)	WNS (ns)	Area (µm ²)	Power (mW)
	GOMIL[14]	660M	-0.5102	168370	11.572	400M	-0.4976	559985	35.918
Area driven	RL-MUL[28]		-0.4239	135659	10.207		-0.5102	436095	41.480
Alea-uliven	Commercial IP		-0.4684	136529	10.393		-0.4828	438526	40.506
	UFO-MAC		-0.4974	125334	9.2475		-0.4697	401782	35.762
	GOMIL[14]	2G	-0.9827	190381	12.193	1G	-0.9854	662801	44.912
Timing drivon	RL-MUL[28]		-0.7077	172810	11.873		-0.5856	609563	44.275
1 mmg-ui iven	Commercial IP		-0.6053	144137	11.357		-0.3375	467621	45.221
	UFO-MAC		-0.5946	138316	10.787		-0.1994	533072	40.164
	GOMIL[14]	1G	-0.6842	178874	11.175	660M	-0.6611	611143	41.651
Trada off	RL-MUL[28]		-0.6955	141754	10.892		-0.0981	564192	43.515
Trade-on	Commercial IP		-0.6941	141905	10.831		-0.0999	458647	45.077
	UFO-MAC		-0.6785	131083	9.5777		-0.0182	449184	36.205

from scalability issues, especially in larger bit-width scenarios. MAC results in Figure 12 confirm that UFO-MAC achieves up to 18.1% reduction in area and 13.9% in delay compared to commercial MACs. The fused MAC architecture, which merges the accumulator into the partial product generation, offers substantial area and delay savings by eliminating an extra adder stage.

5.3 Implementation in Functional Modules

To further validate the performance advantages of our framework in larger-scale designs, we integrated the multipliers and MACs from all approaches into more complex functional modules. Specifically, multipliers are incorporated into 5-stage finite impulse response (FIR) filters, commonly utilized in signal processing applications. MACs are applied to the implementation of two systolic array designs that are commonly used in AI chips. Both designs have 16×16 processing elements and the bit width is 8-bit and 16-bit, respectively¹. These designs are synthesized under various clock frequency constraints to assess area, timing, and trade-off scenarios. Results for the FIR filters are detailed in Table 1, and those for systolic arrays in Table 2. It can be seen that when applying the obtained multipliers and MACs to larger functional modules implementation, the improvement on delay, power, and area still persists.

6 Conclusion

This work has introduced UFO-MAC, a unified framework aimed at enhancing the optimization of high-performance multipliers and multiply-accumulators. Through the implementation of an optimal compressor tree and then the refinement of stage assignment along with interconnection orders using ILP, coupled with the strategic





utilization of the non-uniform arrival profile of carry propagation adders (CPA), UFO-MAC demonstrably surpasses both contemporary benchmarks and commercial tools in performance. Experimental validation within FIR filter and systolic array configurations underscores the framework's capability to significantly reduce area and delay, thereby achieving substantial performance improvements. Future efforts may explore extending UFO-MAC's methodologies to floating-point multipliers and broader applications, such as datapath designs within Processing Element (PE) arrays, enhancing its utility in increasingly complex computing environments.

Acknowledgments

This work is supported in part by the Guangzhou-HKUST(GZ) Joint Funding Program (No. 2023A03J0155) and Guangzhou Municipal Science and Technology Project (Municipal Key Laboratory Construction Project, Grant No.2023A03J0013).

¹An optimized 32-bit systolic array implementation is not available. Hence no experiments were conducted on it.

References

- C. S. Wallace, "A suggestion for a fast multiplier," *IEEE Transactions on Electronic Computers*, vol. EC-13, no. 1, pp. 14–17, 1964.
- [2] L. Dadda, "Some schemes for fast serial input multipliers," in 1983 IEEE 6th Symposium on Computer Arithmetic (ARITH), 1983, pp. 52–59.
- [3] K. Bickerstaff, M. Schulte, and E. Swartzlander, "Reduced area multipliers," in Proceedings of International Conference on Application Specific Array Processors (ASAP '93), 1993, pp. 478-489.
- [4] J. Fadavi-Ardekani, "M*n booth encoded multiplier generator using optimized wallace trees," *IEEE TVLSI*, vol. 1, no. 2, pp. 120–125, June 1993.
- [5] N. Itoh, Y. Tsukamoto, T. Shibagaki, K. Nii, H. Takata, and H. Makino, "A 32/spl times/24-bit multiplier-accumulator with advanced rectangular styled wallace-tree structure," in *Proc. ISCAS*, 2005, pp. 73–76 Vol. 1.
- [6] X.-V. Luu, T.-T. Hoang, T.-T. Bui, and A.-V. Dinh-Duc, "A high-speed unsigned 32-bit multiplier based on booth-encoder and wallace-tree modifications," in 2014 International Conference on Advanced Technologies for Communications (ATC 2014), 2014, pp. 739–744.
- [7] V. Oklobdzija, D. Villeger, and S. Liu, "A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach," *IEEE Transactions on Computers*, vol. 45, no. 3, pp. 294–306, 1996.
- [8] C. Martel, V. Oklobdzija, R. Ravi, and P. Stelling, "Design strategies for optimal multiplier circuits," in *Proceedings of the 12th Symposium on Computer Arithmetic*, 1995, pp. 42–49.
- [9] P. Stelling, C. Martel, V. Oklobdzija, and R. Ravi, "Optimal circuits for parallel multipliers," *IEEE Transactions on Computers*, vol. 47, no. 3, pp. 273–285, 1998.
 [10] H. Parandeh-Afshar, P. Brisk, and P. Ienne, "Improving synthesis of compressor
- [10] H. Parandeh-Afshar, P. Brisk, and P. Ienne, "Improving synthesis of compressor trees on fpgas via integer linear programming," in 2008 Design, Automation and Test in Europe, 2008, pp. 1256–1261.
- [11] M. Kumm and P. Zipf, "Pipelined compressor tree optimization using integer linear programming," in Proc. FPL, 2014, pp. 1–8.
- [12] M. Kumm, J. Kappauf, M. Istoan, and P. Zipf, "Resource optimal design of large multipliers for fpgas," in 2017 IEEE 24th Symposium on Computer Arithmetic (ARITH), 2017, pp. 131–138.
- [13] M. Kumm and J. Kappauf, "Advanced compressor tree synthesis for fpgas," IEEE Transactions on Computers, vol. 67, no. 8, pp. 1078–1091, 2018.
- [14] W. Xiao, W. Qian, and W. Liu, "Gomil: Global optimization of multiplier by integer linear programming," in 2021 Design, Automation and Test in Europe Conference and Exhibition (DATE), 2021, pp. 374–379.
- [15] J. Sklansky, "Conditional-sum addition logic," IRE Transactions on Electronic Computers, vol. EC-9, no. 2, pp. 226-231, 1960.
- [16] P. M. Kogge and H. S. Stone, "A parallel algorithm for the efficient solution of a general class of recurrence equations," *IEEE Transactions on Computers*, vol. C-22, no. 8, pp. 786–793, 1973.
- [17] Brent and Kung, "A regular layout for parallel adders," IEEE Transactions on Computers, vol. C-31, no. 3, pp. 260–264, 1982.
- [18] J. Fishburn, "A depth-decreasing heuristic for combinational logic; or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between," in *Proc. DAC*, 1990, pp. 361–364.
- [19] R. Zimmermann, "Non-heuristic optimization and synthesis of parallel-prefix adders," in International Workshop on Logic and Architecture Synthesis, 1996.
- [20] Y.-C. Lin and J.-W. Hsiao, "A new approach to constructing optimal prefix circuits with small depth," in *Proceedings International Symposium on Parallel Architectures*, *Algorithms and Networks. I-SPAN'02*, 2002, pp. 99–104.
- [21] J. Liu, Y. Zhu, H. Zhu, C.-K. Cheng, and J. Lillis, "Optimum prefix adders in a comprehensive area, timing and power design space," in *Proc. ASPDAC*, 2007, pp. 609–615.
- [22] S. Roy, M. Choudhury, R. Puri, and D. Z. Pan, "Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures," in *Proc. DAC*, 2013, pp. 1–8.
- [23] --, "Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures," *IEEE Transactions on Computer-Aided Design of Integrated Circuits* and Systems, vol. 33, no. 10, pp. 1517–1530, 2014.
- [24] --, "Polynomial time algorithm for area and power efficient adder synthesis in high-performance designs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 35, no. 5, pp. 820-831, 2016.
- [25] H. Geng, Y. Ma, Q. Xu, J. Miao, S. Roy, and B. Yu, "High-speed adder design space exploration via graph neural processes," *IEEE TCAD*, vol. 41, no. 8, pp. 2657–2670, 2022.
- [26] Y. Ma, S. Roy, J. Miao, J. Chen, and B. Yu, "Cross-layer optimization for high speed adders: A pareto driven machine learning approach," *IEEE TCAD*, vol. 38, no. 12, pp. 2298–2311, 2019.
- [27] R. Roy, J. Raiman, N. Kant, I. Elkin, R. Kirby, M. Siu, S. Oberman, S. Godil, and B. Catanzaro, "Prefixrl: Optimization of parallel prefix circuits using deep reinforcement learning," in *Proc. DAC*, 2021, pp. 853–858.
- [28] D. Zuo, Y. Ouyang, and Y. Ma, "Rl-mul: Multiplier design optimization with deep reinforcement learning," in 2023 60th ACM/IEEE Design Automation Conference (DAC), 2023, pp. 1–6.
- [29] P. F. Stelling and V. Oklobdzija, "Design strategies for the final adder in a parallel multiplier," in Proceedings of the 29th Asilomar Conference on Signals, Systems and

Computers (2-Volume Set), ser. ASILOMAR '95. IEEE Computer Society, 1995, p. 591.

- [30] V. Oklobdzija and D. Villeger, "Improving multiplier design by using improved column compression tree and optimized final adder in cmos technology," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 3, no. 2, pp. 292–301, 1995.
- [31] Y. Kim, S. Kwak, and T. Kim, "Synthesis of adaptable hybrid adders for area optimization under timing constraint," ACM Trans. Des. Autom. Electron. Syst., vol. 17, no. 4, oct 2012. [Online]. Available: https://doi.org/10.1145/2348839.2348847
- [32] T. Matsunaga and Y. Matsunaga, "Area minimization algorithm for parallel prefix adders under bitwise delay constraints," in *Proceedings of the 17th ACM Great Lakes Symposium on VLSI*, ser. GLSVLSI '07. New York, NY, USA: Association for Computing Machinery, 2007, p. 435–440. [Online]. Available: https://doi.org/10.1145/1228784.1228886
- [33] D. Harris and I. Sutherland, "Logical effort of carry propagate adders," in The Thrity-Seventh Asilomar Conference on Signals, Systems and Computers, 2003, vol. 1, 2003, pp. 873–878 Vol.1.
- [34] M. Snir, "Depth-size trade-offs for parallel prefix computation," J. Algorithms, vol. 7, no. 2, p. 185-201, jun 1986. [Online]. Available: https://doi.org/10.1016/0196-6774(86)90003-9
- [35] Berkeley Logic Synthesis and Verification Group, "ABC: A System for Sequential Synthesis and Verification," https://people.eecs.berkeley.edu/~alanmi/abc/.
- [36] Gurobi Optimization, LLC, "GUROBI OPTIMIZER," https://www.gurobi.com.
- [37] Synopsys, Inc., "Design Compiler," https://www.synopsys.com/implementationand-signoff/rtl-synthesis-test/dc-ultra.html.
- [38] Nangate Inc., "Open Cell Library v2008_10 SP1," 2008. [Online]. Available: http://www.nangate.com/openlibrary/